Jobs
Services
Career Solutions
Featured ProfileProfile HighlighterCareer BoosterBest SellerResume WritingLinkedin Makeover
Prep
Interview Preparation
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

RTL Design Engineer
smartsoc solutions pvt ltd

RTL Design Engineer

smartsoc solutions pvt ltd
Fresher
Not Disclosed
Early Applicant
  • Posted 17 days ago
  • Be among the first 50 applicants

Job Description

We are seeking an experienced ASIC Design Engineer with deep expertise in high-speed interface protocols to join our silicon engineering team. The ideal candidate will have a strong background in digital design, micro-architecture, and implementation of high-speed protocols such as PCIe, Ethernet, USB, or SerDes-based interfaces, and will contribute across the full ASIC development lifecycle.

1. Architect and design high-performance digital blocks for ASIC/SoC targeting high-speed protocols (e.g., PCIe Gen4/5, 100G/400G Ethernet, USB3/4).

2. Develop RTL using Verilog/SystemVerilog with a focus on performance, power, and area optimization.

3. Define micro-architecture and interface specifications for protocol IPs.

4. Collaborate with verification teams to develop test plans, debug failures, and ensure coverage closure.

5. Work closely with physical design teams for synthesis, timing closure, and floorplanning support.

6. Analyze and debug silicon bring-up issues related to high-speed interfaces.

7. Integrate third-party IPs (SerDes, PHYs) and ensure proper functionality and interoperability.

8. Participate in design reviews and ensure adherence to design methodologies and best practices.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor
Employment Type:
Full time

Key Skills

floorplanning

Area optimization

RTL
systemverilog
Timing Closure
Synthesis

High-speed protocols

SERDES

Micro-architecture

ASIC Design

Silicon bring-up

Digital Design
Usb
Pcie
Verilog
Test Plans
Ethernet
Last Updated: 13-10-2026 06:35:28 PM

Similar Jobs

RTL Design Engineer - Security /StaffQualcomm
Q
2-12 yrs
Bengaluru, India
Skills:
C, Clearcase, Cryptography, Aes, Encryption, Clearquest, Perl, Verilog, Python, System Verilog, LINT, cdc, RTL design using Verilog, hash functions, GMAC, signatures, LEC, SHA, private key, ASIC development tools, random number generator
Senior RTL Design EngineerTexas Instruments
2-5 yrs
Bengaluru, India
Skills:
rtl development , static timing analysis, Verilog, Digital Signal Processing, LINT, Synthesis, Debug, LEC, Simulation, Matlab modeling, FPGA prototyping
Silicon RTL Design Engineer, PhD, Google CloudGoogle India
2-4 yrs
Bengaluru, India
Skills:
Verilog, Python, Synopsys, Cadence Tools, performance modeling tools, arithmetic units, accelerators, memory hierarchies, low-power design techniques, bus architectures
IP RTL Design EngineerSamsung R&D Institute India - Bangalore Private Limited
S
Bengaluru, India
Skills:
catapult , Vcs, Ecos, Verilog, System Verilog, spyglass, LINT, Timing Analysis, Synopsys DC, cdc, Rtl Design, Verdi, VHDL, Stratus, Xcellium, SDC, Dft, Magillem, low power design methodologies
Hardware RTL design engineerqpiai
2-4 yrs
Bengaluru, India
Skills:
Verilog, Logic Design, Physical Design, cdc, Timing Constraints, RTL constraints, Vlsi, LINT, timing exceptions, System-Verilog