At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Title
EDA Architect Engineer - Debug, Analysis & FPGA Prototyping
Job Summary
We are seeking a highly experienced Frontend EDA Engineer to lead the development of design debug, analysis, and visualization toolsfor simulation and emulation solutions.The ideal candidate brings deep technical expertise in largescale RTL/netlist handling, performance optimization, and customerdriven tool development, with a proven ability to collaborate closely with leading semiconductor and system companies.
Key Responsibilities
Frontend Debug & Analysis (Primary Focus)
- Architect, design, and enhance frontend EDA toolsfor RTL/gatelevel debug, waveform analysis, and design visualization.
- Drive performance, capacity, and usability improvementsfor largescale SoC designs.
- Establish and maintain baseline performance metricsfor interactive editing, debugging, and analysis flows.
- Lead investigation and resolution of complex customer design issues involving RTL, netlists, timing, and simulation data.
Technical Leadership & Customer Engagement
- Act as a technical ownerfor key frontend initiatives, from concept through deployment.
- Partner closely with tier1 semiconductor and system customersto deliver highimpact, productionready solutions.
- Provide technical mentorship to senior and junior engineers across global development teams.
- Translate customer requirements into clear technical roadmaps and executable plans.
Required Qualifications
- MS in Computer Science, Electrical Engineering, or equivalent practical experience.
- 20+ years of experiencein EDA tool development with strong emphasis on frontend debug/analysis.
- Deep understanding of RTL, netlist, simulation, and verification flows.
- Proven experience improving tool performance, scalability, and developer productivity.
- Strong software engineering skills (C/C++, data structures, performance profiling, largecodebase development).
- Experience working directly with customers on complex design and toolflow challenges.
Preferred Qualifications
- Handson experience with Front end design debug platforms.
- Background in FPGAbased prototyping or emulation systemsfor SoC validation.
- Experience leading crosssite or multidisciplinary engineering teams.
- Track record of delivering orderofmagnitude improvementsin performance or productivity.
- Patents or publications related to EDA, debug, or design productivity.
We're doing work that matters. Help us solve what others can't.
