Senior Design Verification Engineer
Senior Design Verification Engineer
einfochips (an arrow company)- Posted 17 days ago
- Be among the first 10 applicants
Job Description
We are hiring experienced ASIC Verification Engineers with strong hands‑on expertise in SystemVerilog, UVM, and IP/SOC verification. The role involves leading a small team, defining testbench architecture, developing UVM environments, and driving coverage closure. Experience with debug tools (IUS/VCS/Questa/Verdi), scripting (Python/Perl/Shell), and protocols like AXI, PCIe, DDR, USB, CXL, Ethernet, etc., is highly preferred. Knowledge of CPU-based verification, NoC, low‑power/GLS is a plus. Strong ownership and communication skills are essential.
Experience: 5+ years
Location: Hyderabad/Bangalore/Noida/Ahmedabad/Pune/Chennai
More Info
Job Type:
Industry:
Function:
Employment Type:
Key Skills
About Company
Skills:
Usb, C, C++, Debugging, Test Plan, Object Oriented Programming, Writing Test Cases, Oop, DDR, Ethernet, Pcie, Perl, Tcl, Function coverage, Coverage driven verification, Uvm, IP Subsystem SOC ASIC Verification, Axi, Code coverage analysis, CXL, Test bench development, Simulation, System-Verilog
Skills:
C DPI Development, Hardware-Software Integration, Debugging Expertise, Scripting and Automation, Verification Planning, Uvm, systemverilog, SoC Verification, Coverage-Driven Verification
Skills:
Vcs, System Verilog, Verdi, DVE, Xcelium, Questa, Uvm, SVA assertions
Skills:
Usb, Nvme, DDR, Shell, Perl, Pcie, Verilog, Ethernet, Python, System Verilog, Tcl, UPF Low Power Verification, CHI, Linux development environments, Uvm, formal verification, ASIC design flows, Axi, CXL, NLP Testbench Verification, System Verilog Assertions
Skills:
rtl verification , SystemVerilog PLI coding, Verilog simulations, AI-assisted tools, Timing Analysis, UVM Test Bench