Search by job, company or skills

Nvidia

Physical Design Engineer

Nvidia
Hsinchu, Taiwan
2-4 Years
Save
  • Posted 2 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

We are now looking for VLSI Physical Design Engineers in Hsinchu office, Taiwan. We utilize latest process technology, advanced EDA tools, and sophisticated design methodology. We always work on the most challenging designs, and push for performance limit.

What You'll Be Doing

  • A role in physical design for NVIDIA GPU and Mobile chips.
  • Participate in various aspects of physical design, including full chip floorplanning, power/clock distribution, timing optimization, place & route, timing closure, power/signal integrity analysis, and physical verification. Troubleshoot a wide variety of design and flow complicated issues, and apply proactive intervention.
  • Collaborate with RTL, DFT and Circuit designers to ensure high quality of design implementation.

What We Need To See

  • BS in Engineering or Science or equivalent experience
  • Power user of EDA tools from Synopsys (ICC2/DC/PT/STAR-RC), Cadence (EDI/Innovus/Voltus) or Ansys (Redhawk)
  • Experience in Clock/Power Distribution, P&R, Timing closure, RC Extraction, and verification on advanced technology nodes
  • 2+ years of experience in above areas

Ways To Stand Out From The Crowd

  • MS in Engineering or Science
  • Knowledge in FinFET technology, circuit design, and package design
  • Experience in physical verification tools from Synopsys (ICV) or Mentor (Calibre)
  • Proficiency in Perl, Python, TCL and Makefile scripts

, , JR2018299

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Vlsi Physical Design
Employment Type:
Full time

About Company

Nvidia

Job ID: 149221367

Jobs by Skill - IT
Jobs by Skill - Non IT
Jobs By Role
International Jobs
Last Updated: 16-06-2026 05:16:15 AM
Homejobs in HsinchuPhysical Design Engineer

Similar Jobs

Physical Design Engineer

nvidia ai
Hsinchu, Taiwan

Skills:

rc extraction , Perl, Python, Tcl, Cadence EDI, Makefile scripts, Mentor Calibre, Ansys Redhawk, physical verification tools, Clock Power Distribution, Timing Closure, EDA Tools, Synopsys ICV, Synopsys ICC2

ASIC Physical Design Engineer

Mellanox Technologies
M
Hsinchu, Taiwan

Skills:

Perl, Python, Tcl, Function eco creation, Timing Closure, Synthesis, formal verification, Netlist quality check, STA for hierarchical design, Constraints creation and validation, Flow automation development

Senior Physical Design Engineer

Nvidia
Hsinchu, Taiwan

Skills:

rc extraction , Perl, Python, Tcl, VLSI physical design, STA design constraint, Timing Analysis, EM analysis, Make scripting, RTL2GDS, Timing Closure, Floor Planning, IR drop analysis