Work item:
SERDES algorithm engineer
Requirements:
1. SERDES transceiver architecture or algorithm design.
2. Channel and impairment modeling.
3. System performance qualification and verification.
4. Familiar with Matlab, Verilog, C-lang, optional (better if yes) Verilog-A and Specter .
(MD17C0039)
