Search by job, company or skills

ASIC Engineer Design

2-6 Years
Quick Apply
  • Posted 3 days ago
  • Over 50 applicants have applied

Job Description

Job description

ASIC Engineer Design Responsibilities

  • Architecture exploration
  • Micro-architecture development
  • RTL development using Verilog, System Verilog and HLS
  • Lint, CDC, Synthesis, Power Optimization
  • Soft and hard IP identification, selection and integration
  • Collaboration with verification and emulation teams in test plan development and debug
  • Collaboration with implementation team to close the design on timing and power

Minimum Qualifications

  • At least 7+ years of silicon development experience
  • Track record of first-pass success in ASIC Development
  • Experience with Verilog or System Verilog
  • Experience in one of these skills: Micro-architecture and RTL development for complex control and data path IPs, OR Experience in SoC Micro-architecture, Design and Integration, OR Implementation, Power methodology development
  • Experience working across multiple projects
  • Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.

Preferred Qualifications

  • Experience in data path development
  • Experience in CPU, NOC, Memory and Peripheral Subsystems
  • Experience in HLS
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • Experience with Power Analysis and Optimization
  • Experience with scripting languages (TCL, Python, Perl, Shell-scripting)

About Company

Job ID: 109131243

Similar Jobs

Bengaluru

Skills:

Design VerificationASIC DesignVerification PlanningsystemverilogRtl Design

Bengaluru, India

Skills:

TclPythonPerlsystemverilogSystem Verilog AssertionsEmulation

Bengaluru, India

Skills:

power optimization CpuNocTclVerilogNetworkingSystem VerilogPythonPerlLINTSynthesisHigh-Level SynthesisMicro-architecture DevelopmentPeripheral SubsystemscdcRTL CodingFormal Verification MethodologyTiming ClosureShell-scriptingpower analysis

Bengaluru, India

Skills:

rtl development power delivery VerilogASIC design flowDftmixed-signal chipsBehavioral Circuit ModelingTiming AnalysisCustom Digital Designpower management solutionsSystem-Verilog

Bengaluru, India

Skills:

Static timing analysisSplunkUnixAI MLLinuxLsfPythonBitbucketJenkinsGitDesignSyncEDA ToolsmakeGenAIConvolutional NetworksCI CD processSW development and debug toolsDesign Verificationreinforcement learningGraph Neural NetworksDftDesign revision controlPower-aware flows

Beware of Scammers

We don’t charge money for job offers