SystemVerilog Assertions (SVA), test environments , Test Cases, Python, Gate level GLS, SystemVerilog models of analog blocks, DV testbenches, Formal verification techniques, RTL, Verification strategies and plans, Uvm, systemverilog, Design Verification, RNM, Mixed signal AMS DMS designs, Low power UPF, Verilog-AMS, CPF, Mixed mode verification