Spi, Pcie, I2c, FPGA Design, Silicon One, Verilog Hdl, CPU subsystem, MDC, VHDL design, MDIO, merchant ASIC, ARM CPU development, design validation, high speed Ethernet interfaces, high-speed board design, ASIC system level bring up, System Level Testing, Ethernet protocol, schematics layout, system and board level specification, schematic capture, lab bring up, DRAM CPU subcomplex, Troubleshooting