Cadence design environment, mixed-signal simulation, mixed-signal ICs, Simplis, power management IC design, analog IC design

Fpga, Verilog, Debugging, Rtl Design, VHDL, board-level bring-up, CPLD development, Timing Closure, FPGA EDA tool flow