Python, Tcl, PT Formality, Cadence RC compiler, EDA software from Synopsys DC, LEC

Python, Tcl, Function eco creation, Timing budget, Constraints creation and validation, RTL netlist quality check, Chip partitioning, Timing Closure, Synthesis, formal verification, Chip Integration, Floorplan, Netlist generation, Flow automation development