Search by job, company or skills
Showing 1 job
Skills:
Perl, Python, Timing Closure, Synthesis, Verilog RTL design, Low power design and low power flow, RTL design verification, Digital IP ASIC design, Post silicon validation, Design quality checks
We don’t charge money for job offers