Perl, Python, Tcl, Function eco creation, STA for hierarchical design, Constraints creation and validation timing budget, Develop and enhance entire timing closure flow from frontend pre-layout to backend post-layout, formal verification, Synthesis Netlist quality check, Implement chip partition and floorplan, Timing closure for both partition and full chip level, Flow automation development