FinFET technologies, physical implementation, Analog Layout, Analog Mixed Signal Layout, advanced node designs

manufacturing processes , Calibre, Analog Layout, Cadence Virtuoso XL, Design for manufacturability, Signal integrity analysis, Parasitic Extraction

ICValidator, SOI, LVS, Mentor Graphics, Analog layout design, TSMC PDKs, Calibre, Multiple layout design environments, Synopsys IC Compiler, TSMC 7nm, Cadence Virtuoso, DRC, Parasitic Extraction, Statistical analysis tools, FinFET, Mixed-signal layouts, Low-power design techniques

shielding , matching , Dac, Routing, EMIR verification, ADC, PEX, floorplanning, Cadence Virtuoso Layout XL, LVS, Pll, Analog Mixed-Signal Layout Design, advanced technology nodes, SERDES, ERC, Placement, DRC, Op-Amp, LDO, Bandgap, GXL

Dac, Full Custom Analog Layout, Analog Mixed-Signal Layout, RF Layout, Pll, LNA, mixers, VCO, ADC, Cadence Virtuoso XL, Cadence Virtuoso GXL, Calibre, DRC, LVS, ERC, Antenna Checks, Device Matching, Symmetry, Common Centroid, Interdigitation, Physical Verification, Layout Closure, Advanced Process Nodes

Cadence Tools, FinFET process technologies, DRC LVS checking flows with Calibre